CENTRAL FAX CENTER RECEIVED

Amendments to the Claims:

Docket No. 200314976-1

Status of Claims:

Claims 1-11 and 14-22 are pending for examination.

Claims 1, 14, and 22 are in independent form.

- 1. (Previously Presented) An apparatus for producing a simulated processor performance state in a processor, comprising:
- a memory that stones an address of an ACPI (Advanced Configuration and Power Inferface) throttling register in the processor and a set of throttling bit patterns to be selectively written to the ACPI throttling register, and
- and to write the selected bit pattern to the ACPI throttling register to produce a simulated processor performance state without causing an a logic configured to select a bit pattern from the set of throttling bit patterns, actual ACPI processor performance state change
- 2. (Previously Presented) The apparatus of claim 1, where the memory slores an address of an ACPI status register from which a value related to throttling established by writing the selected bit pattern to the ACPI throttling register is to be <u> 7</u>
- 3. (Previously Presented) The apparatus of claim 1, where the memory is operably connected to a Basic Input Output System (BIOS) configured to facilitate confining ane or more processor functions
- 4. (Previously Presented) The apparatus of claim 1, where the memory stores an ACPI table, the memory being operably connected to a Basic input Output System (BIOS) configured to facilitate controlling one or more processor functions.

PAGE 4/18 * RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-ss):04-10

The apparatus of claim 1, where the ACPI

10. (Previously Presented)

of the time.

throttling register is configured to cause the processor to be throttled by asserting a

signal on a STOPCLK# line connected to the processor.

The apparatus of claim 7, where the processor

does not have a variable frequency dock.

12. (Cancelled)

13. (Cancelled)

(Previously Presented)

higher performance state and a lower performance state.

5. (Previously Presented) The apparatus of claim 1, the logic being configured to establish an ACPI table in a Basic Input Output System (BIOS), where to establish

Docket No. 200314976-1

the tab's includes copying one or more values from the memory to the BIOS.

(Frevtously Presented) The apparatus of claim 1, where the set of throttling bit patterns facilitates simulating two processor performance states that correspond to a 7. (Previously Presented) The apparatus of claim 1, where the processor does not

have a variable voltage supply.

8. (Previously Presented) The apparatus of claim 1, where the set of throttling bit

patterns facilitates simulating two or more processor performance states.

9. (Frevlously Presented) The apparatus of claim 8, where the two or more processor performance states include eight processor performance states simulated by throttling the processor 0%, 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, and 87.5% an

PACE 5/18 * RCVD AT 3/1/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-ss):04-10

Docket No. 200314976-1

14. (Previously Presented) A method for causing a processor to operate as though an ACPI processor performance state had been established without actually causing an ACPI processor performance state change, comprising:

receiving a request to establish an actual processor performance state in a processor;

accessing a data structure to acquire a throttling bit pattern to write to an ACPI throttling register and an address for the ACPI throttling register, and

establishing a simulated processor performance state by writing the bit pattern to the ACP! throttling register.

 (Previously Presented) The method of claim 14, including establishing the data structure as an ACPI table in a Basic Liput Output System (BIOS) operably connected to the processor. 16. (Previously Presented)

The method of claim 15, where establishing the data structure includes writing a set of throttling bit patterns to the ACPI table and writing the address of the ACPI throttling register to the ACPI table.

17. (Previously Presented) The melhod of claim 16, where the actual processor performance state corresponds to one of a higher performance state and a lower performance state.

18. (Previously Presented) The method of claim 16, where the actual processor performance state corresponds to one of two or more user defined processor performance states.

19. (Previously Presented) . The method of claim 16, where the actual processor performance state corresponds to one of eight processor performance.

accessing the ACPI table to acquire a throttling bit pattern to write to the ACPI writing the bill pattern to the ACPI throttling register to cause the actual processor performance state to be simulated without actually causing throttling register and an address for the ACPI throttling register, and

Docket No. 200214976-1

states including a state where the processor is throttled one of 0%, 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, and 87.5% of the time.

throttling bit pattern to the ACPI throttling register causes a signal to be asserted on The method of claim 14, where writing the a STOPCLK# line into the processor. 20. (Previously Presented)

acquiring an address of an ACPI status register configured to report a value The method of claim 14, including: related to Ihrottling the processor; 21. (Previously Presented)

selectively reporting a success or error condition based on the value. reading the value from the ACPI status register, and

executable instructions that when executed by a processor cause the processor to A computer-readable medium storing processor perform a method, the method comprising: 22. (Previously Presented)

311/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-55):04-10

connected to the processor, where establishing the ACPI table notudes writing a set of throttling bit patterns to the ACPI table and receiving a request to establish an actual processor performance state in the processor, where the actual processor performance state corresponds establishing an ACPI table in a Basic Input Output. System (BIOS) operably writing an address of an ACPI throttling register to the ACPI table; to one of a higher frequency state and a lower frequency state;

an ACPI state change.

23. (Cancelled)

FROM

Docket No. 200314976-1

24. (Cancelled)

THIS PAGE BLANK (USPTO)

PACE 7/18 * RCVD AT 3/1/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12/65035401 * DURATION (mm-ss):04-10